A new technique to reduce the influence of metallic carbon nanotubes (CNTs) relevant for large-scale integrated circuits based on CNT-nanonet transistors is proposed and verified. Historically, electrical and chemical filtering of the metallic CNTs have been used to improve the ON/OFF ratio of CNT-nanonet transistors; however, the corresponding degradation in ON-current has made these techniques somewhat unsatisfactory. Here, we abandon the classical approaches in favor of a new approach based on relocation of asymmetric percolation threshold of CNT-nanonet transistors by a technique called "striping"; this allows fabrication of transistors with ON/OFF ratio >1000 and ON-current degradation no more than a factor of 2. We offer fi rst principle numerical models, experimental confi rmation, and renormalization arguments to provide a broad theoretical and experimental foundation of the proposed method.
Introduction
Since the year 2000, there have been many reports of a new class of devices called nanonet network thinfilm transistors (NN-TFTs), whose channel material is composed of nanocomposites of carbon nanotubes (CNTs) or Si/ZnO nanowires (NWs) (Figs. 1(a) and 1(b)) [1 11] . It has often been suggested that this technology might be a higher performance alternative to now-dominant amorphous silicon (a-Si) and polysilicon (poly-Si) technologies for applications in flexible electronics, transparent displays, etc. While the progress has been rapid especially for CNT NNTFTs, evolving from single resistors to RF transistors within a span of few years there has been a persistent perception that large scale integration of CNT NN-TFT technology will be challenging (if not impossible) due to "contamination from metallic tubes" [12, 13] .
It is well known that in a typical ensemble of CNTs, approximately two-thirds of the tubes are semiconducting and one-third metallic [14] . Since the conductivity of the metallic tubes cannot be controlled by gate voltage, the ON/OFF ratio of short channel transistors where a proportionate fraction of both metallic and semiconducting tubes bridge KEYWORDS Nanonet, Carbon nanotube, fl exible electronics, thin fi lm transistors Nano Res (2009) 2: 167 175 Nano Research the source (S) and drain (D) directly cannot exceed ~3. This ratio is unacceptably small for large scale integration of transistors that demand an ON/OFF ratio of at least ~10 3 10 4 . Such high ON/OFF ratio is possible for longer channel CNT NN-TFTs where individual tubes do not thread the S/D directly, so that carriers must percolate from source to drain by hopping through a percolating path of a network of sticks. As long as the percolation threshold (D P , see Fig. 1 (c)) is smaller than the density of CNTs (D CNT ) but larger than that of the metallic tubes (D M ), all percolation paths from S/D must involve the at least one semiconducting segment. Gate modulation of this "weakest-link" ensures high ON/OFF ratio. There are however three specific challenges to this approach of ensuring high ON/OFF ratio for all transistors in an integrated circuit (IC): First, the requirement that D M <D P <D CNT dictates use of relatively low-density nets with correspondingly reduced ON-currents. Second, since an IC typically includes transistors of various channel lengths (L C ), widths (W C ), and stick length (L stick ) and since the finite size percolation threshold depends on L C , W C , and L stick (i.e., [15] , ensuring D M <D P <D S requires L C -and W C -specific tailoring of L stick for every group of transistors. Otherwise, the shift in D P could violate D M <D P <D S and degrade the ON/OFF ratio to unacceptably low values. Even if a combination of such stick lengths could be produced, solution processing precludes delivery of tubes of specific lengths to specific transistors. Third and fi nally, L stick of CNTs produced by classical techniques is not monodisperse and the inherent statistical distribution of L stick in as-processed CNTs translates to a statistical distribution of D P in various transistors across the IC. Once again, the distribution of D P enhances the probability of accidental shorts in one of the many transistors in the IC [13] , which would render the entire IC non-functional.
To solve this "metallic-contamination" issue and to address the three limitations of NN-TFTs discussed above, researchers have developed several "purification" techniques to ensure D S /D M >> 2 [16] . Briefly, these techniques include removal of metallic CNTs (m-CNTs) by chemical [17] or mechanical means prior to device fabrication [18] or in situ resistive [12, 19] and inductive filtering of the m-CNTs after fabrication of the transistors [20] . There is a debate whether chemical fi ltering modifi es the properties of remaining semiconducting CNTs (s-CNTs), because device properties of such purifi ed films have not been reported in Ref. [21] . On the other hand, both resistive and inductive filtering has been shown to degrade ON-current signifi cantly (because the protocol burns at least some s-CNTs along with m-CNTs) [20] . [22] (where k is a constant), D P can be modified by tailoring L stick . This modification of D P cannot be done prior to fabrication of the devices, because each L C requires a different L stick , as discussed above. This modification is also difficult to achieve after device fabrication, because one cannot possibly fi nd and cut to size all the randomly oriented tubes after fabrication. Striping resolves this dilemma by recognizing that percolation theory requires that L stick in the expression for D P refers to effective tube length and so long as the "average" tube-length L stick , eff is reduced by any means, the in situ transistor-specifi c modification of percolation threshold can be easily achieved.
Briefly, the technique of striping involves the procedure shown in Fig. 1(a) . Given a high-density CNT network of a given L C , L stick , and D S /D M , striping involves defining specific channel width (W stripe ) in strips. Striping reduces L stick of a fraction of tubes near the stripe, which in turn translates into an overall reduction in effective L stick,eff in the channel. This procedure as we have mentioned before allows transistor-specifi c modulation in D P of the transistors. Intuitively speaking, in a transistor with a density of tubes above the percolation threshold (see Fig. 1(d) ), there are many parallel paths carrying current from source to drain. In the striping method, the goal is to break these paths ( Fig. 1(e) ) by using fi nite stripes for individual transistors. Note that striping not only solves the L C -specific percolation problem, but also reduces the intrinsic process-induced fluctuation of D P due to the distribution of L stick . The reduced spread of D P reduces the chances of accidental shorting of S/D in large scale ICs.
It is obvious from the above discussion that the critical element of the striping is the definition of stripe width W stripe as a specific function of L C , L stick , and D CNT . Below we use the stick percolation model to develop a prescription for W stripe and then validate our predictions by systematic experiments.
Theoretical models and summary of the fabrication process
We constructed a sophisticated first principles numerical stick percolation model for NN-TFTs by generalizing the random-network theory which has been described in several earlier publications [8, 22, 23] . Briefly, the model randomly populates a two-dimensional (2-D) grid by sticks of fixed length (L stick ) and random orientation ( ), and determines the ON-current I ON through the network by solving the percolating electron transport through individual sticks. In contrast to classical percolation of homogenous sticks, the NN-TFT is a heterogeneous network: as noted above, one-third of the CNTs are metallic and remaining two-thirds are semiconducting. Since L C and L stick are much larger than the phonon mean free path, linear-response transport within individual stick segments of this random stick-network system is well described by drift-diffusion theory [8] . Also, small source drain voltage (V SD ) and gate valtage (V G ) obviate the need to solve the Poisson equation explicitly.
The key difference between the previously published models and the model used in this paper is this: Typically the width of the simulation domain is much smaller than the actual width of the transistors. Previously, this necessitated the use of periodic boundary conditions (PBC) for all sticks that Nano Res (2009) 2: 167 175 Nano Research crossed the edge of the transistors. Finite width W stripe related effects are fundamental to the operation of the transistors produced through striping and as such these transistors can no longer be treated by PBC. Instead, we use refl ecting boundary conditions (RBC) for the potential and charge for all sticks that are "cut" by stripe lines to simulate the performance of striped NN-TFTs.
In order to validate the theory of striping, we fabricated arrays of SWNT TFTs with various combinations of L C , W stripe , and tube density (D CNT ). Uniform SWNT thin films were first synthesized by the chemical vapor deposition method on SiO 2 (100 nm) Si wafers. The tube density was controlled by adjusting the dilution ratio of the catalyst solution. Source/drain electrodes were patterned by the liftoff method with standard photolithography and electron-beam evaporation. Each device was isolated through oxygen reactive ion etching (RIE) while CNTs in the channel region were protected by a patterned layer of photoresist. Either phase-shift lithography or photolithography generated photoresist stripes, with variable W stripe , aligned to the electron transport direction of each TFT. Subsequent oxygen RIE removed CNTs in the exposed area and transformed the stripe pattern to an underlying nanonet network as shown in Fig. 1(b) . Removing the photoresist layer by acetone soaking completed the device fabrication process. The measurements of device ONcurrent and ON/OFF ratio were carried out in air, using a semiconductor parameter analyzer (Agilent, 4155C). Details of the methods of fabrication and characterization are described in detail elsewhere [24] . Figure 2 shows the simulation results for ON-current (I ON ) and ON/OFF ratio of striped transistors for various widths, channel lengths, and stick lengths, plotted against the scaling variables W stripe /L stick and L C /W stripe , respectively. The nanonets have several intermingled parallel paths and the stripes break some of them depending on the stripe width decreasing both ON-and OFF-currents. Figure 2(a) shows that for a given channel length, the decrease in ON-current is relatively minor approximately a factor of two as the W stripe /L stick is reduced from 15 to 0.3. The relatively benign effect on the ON-current of striping should be compared with about an order of magnitude reduction in the ON-current due to electrical filtering methods [12, 19] . Experimental results for transistors with the same dimensions are plotted in Fig. 2(b) and these measurements validate the scaling predictions from the percolation theory remarkably well.
Results and discussion
Obviously, high ON-current is of little value if the ON/OFF ratio is not improved simultaneously. effective stick length after the striping. The different curves are for different W stripe /L stick . At large widths with W stripe /L stick >~1, the ON/OFF ratio is small, because in a wide device (compared to the stick length), there is always a finite probability that a metallic subnetwork would be able to bridge the S/D directly. Only a negligible fraction of the tubes is affected by striping and the length of the sticks after striping L stick ,eff is hardly suppressed by this process. As such D P does not change appreciably and the ON/OFF ratio remains pegged at small values (~10), as seen in the black and green curves in Fig.  2(c) . On the other hand, for W stripe /L stick <1, the many cross-bridging percolation paths are interrupted, and the probability of an all-metallic subnetwork threading the S/D is reduced. Thus, the striping process pushes the percolation threshold into the D M D CNT interval, i.e., D M <D P <D CNT , with a corresponding dramatic increase in the ON/OFF ratio ( Fig. 2(c) , red and blue curves). However, if the channel length remains small (i.e., L C /W stripe <5) only a few sticks are needed to bridge S/D. A metallic subnetwork can still bridge the S/D with fi nite probability when the ON/OFF ratio is small (<10 2 ) as shown in Fig. 2 
(c).
Figure 2(d) shows the corresponding experimental results and they match the simulation results closely. Obviously, there are many practical technological challenges that have to be solved before this methodology can be widely adopted. In this paper, we set out to explore the fundamentals of the technique so that the trade-offs and scaling issues of the methodology become well-documented. Having said that, let us briefly suggest some options: The average tube length can be adjusted via controlling the CVD synthesis parameters, e.g., catalyst species and growth time duration. In addition, since W stripe can be reduced to tens of nanometers, which is solely defi ned through lithography, the requirement of L C /W stripe >10 can generally be satisfied without sacrificing L C through adjusting W stripe (even if L stick cannot be adjusted effectively).
To explore the predictions discussed above, a large number of devices with various L C , W stripe , and D CNT were fabricated and characterized. Despite all the idealization inherent in the model and its inability to mimic the details of the physical process, once plotted against the scaled variables identifi ed by theory (W stripe /L stick ), the experimental results for the ON/OFF ratio of the corresponding transistors ( Fig.  2(b) ) support the theoretical trends almost exactly, showing very similar trends in ON/OFF ratio to those anticipated by the theory.
Optimization and generalization
The wide ranging simulation and measurement data discussed above suggest that the condition for excellent ON/OFF ratio and good ON-current is possible with striping provided that W stripe /L stick ~1 and L C /W stripe >10. Specifically, for example, for a technology with 5 μm design rules, i.e., L C ≥ 5 μm, stripe separation should be ~0.5 μm, and the CNT length should be chosen as ~0.5 μm to ensure high yield ICs.
To complete the discussion on optimization of the striping method, let us briefl y discuss the fl uctuation in the tube density D CNT , which plays an important role in determining the device performance (Fig.  3) and device-to-device fluctuations (Fig. 4) . A higher density network with lower L C is desired for higher ON-current, although an increased probability of all metallic paths decreases the ON/OFF ratio of the device. Figure 3 shows the simulation and experimental results for ON-current and ON/OFF ratio as a function of tube density for different stripe widths. Note that the ONcurrent has linear dependence on density for the higher density networks shown in Fig. 3 . Note that the average tube length is difficult to control for a random CNT network and we have normalized the results with respect to the average tube length [22] . Figures 3(a) and 3(b) show that the ONcurrent has a linear dependence on density. This is expected for a network with densities much higher than percolation threshold. The increased density causes a larger number of percolating paths. These simulations can be used to optimize the device parameters such as density (D CNT ), channel length (L C ), and stripe width (W stripe ), given the required constraints on the device performance. The ON/ OFF ratio decreases with higher tube density and is found to be appreciably high (>10 3 
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if W stripe /L stick <1 and if the channel length is at least 10 times the width of the transistor. The ON/OFF ratios of these devices depend mainly on the fraction of useful (>10 3 ) devices, e.g., a single metallic path in a total of 100 paths can signifi cantly decrease the ON/OFF ratio of the device to ~100. In Figs. 3(c) and 3(d) we see that the ON/OFF ratio decreases monotonically with the tube density. Higher densities increase the probability of an all metallic path, decreasing the ON/OFF ratio. Also, lower striping widths (W stripe /L stick ) have a larger chance of cutting an all metallic path, hence the ON/OFF ratio is higher for lower W stripe /L stick . D u e t o s t a t i s t i c a l n a t u r e o f nanonet-TFTs (and by analogy to the random dopant fluctuation issue in classical complementary metal oxide semiconductor (CMOS) devices), we expect some variation in ON-current from one transistor to next. Apart from issues related to average ONcurrent and ON/OFF ratio discussed in relation to Fig. 3 , the fl uctuation in the ON-current and ON/OFF ratio must also be within acceptable limits for practical large scale IC design. Figure  4(a) shows the variation in normalized standard deviation (NSD) for the ONcurrent (normalized with respect to the average ON-current) with tube density for various values of W stripe /L stick . The variation in ON-current is due to the variation in the number of connecting paths from S/D. Devices with lower numbers of connecting paths are affected far more by these variations than devices with higher numbers of connecting paths. In the devices with higher numbers of connecting paths, the variation reduces due to an averaging effect. The standard deviation in Fig. 4(a) , shows two trends consistent with this argument. Firstly, the standard deviation increases for lower tube densities. Secondly, striping with smaller W stripe /L stick leads to fewer connected paths ( Fig.  3(a) ) which causes higher standard deviations. For unstriped devices of large width, NSD is small (~0.05) which means only about 5% 10% variation in ONcurrent between different transistors. Figure 4 shows that NSD values do change with striping; however, as long the design rule (i.e., W stripe /L stick ~1) is followed; specifically, provided W stripe /L stick = 1 1.25, NSD variation remains essentially unchanged with respect to the unstriped transistors (5% 10%) even in the unlikely scenario of 50% fl uctuation in the original target density of 25 sticks/μm 2 . The importance of following the design rule of W stripe /L stick ~1 is further illustrated in Fig. 4(b) The numerical simulation and experimental confi rmation of the scaling relationship above provide simple, intuitive guidelines for transistor scaling. Before we conclude, however, let us offer a simple renormalization argument of the above scaling relationship so as not to obscure the physical basis of asymmetric percolation that underlies the robustness and generality of the striping technique. Understanding the renormalization argument may also allow development of other techniques that achieve the same result, without following the specific prescription proposed in this paper.
The reason striping allows an easy manipulation of the percolation threshold is because a finite stripe allows tailoring of the percolation threshold in between that of a 1-D chain of resistors (D P =1) and a 2-D resistor network (D P =0.5). The precise value of D P for a finite width resistor on a square lattice is obtained from the recurring renormalization condition that (see Fig. 5 ) [15] Nano Res (2009) 2: 167 175
where D P,j is the percolation threshold of the resistor of width 2 j and length N. Assuming D P,1 for a quasi-1-D conductor, the solution of the recurrence relationship (D P,1 D P,2 D P,3 D P,4 … D P,a , etc.) as plotted in Fig. 5(b) shows a dramatic transition in percolation threshold from 1 to 0.5 as width of the resistor (i.e., stripe width) passes through a critical value. Moreover, for a lattice whose elements are filled with probability, D P,i the condition of conductivity scaling requires that [15] Here i is the conductance of the network with width 2 i and percolation threshold D P,i . The presence of the "2" in the denominator of the left-hand side represents the factor of two renormalizations of the network at successive levels. For very wide transistors, a factor of two scaling of transistor width scales the current by 2μ/ ~ 2 × 1.93 = 3.86, as expected from the 2-D conductivity exponent [25] . However, as the width of the transistor is reduced, many of the percolation paths are broken and the 2-D conductivity exponent reduces from 1.93 to 1; in other words, current scales linearly with conductor width. This procedure explains how the factor of two reductions in the ON-current due to striping (Figs. 2(a), 3(a), and 5(c)) is a consequence of the fi nite-size percolation threshold and is not specifi c to the particular network or simulation model being discussed.
Conclusions
In summary, we have provided a theory of a highly effective alternative method called striping to increase the ON/OFF ratio of a CNT NN-TFT without significantly reducing the per-width ON-current. 
